|
Classes |
struct | _SP_READ_REGISTERS |
struct | _SP_WRITE_REGISTERS |
struct | _SP_INTERRUPT_ENABLE |
struct | _SP_INTERRUPT_ID |
struct | _SP_FIFO_CONTROL |
struct | _SP_LINE_CONTROL |
struct | _SP_MODEM_CONTROL |
struct | _SP_LINE_STATUS |
struct | _SP_MODEM_STATUS |
Defines |
#define | COM1_PORT 0x3f8 |
#define | COM2_PORT 0x2f8 |
#define | SP_VIRTUAL_BASE ((PSZ) HalpEisaControlBase+COM2_PORT) |
#define | SERIAL2_PHYSICAL_BASE EISA_CONTROL_PHYSICAL_BASE+COM2_PORT |
#define | FIVE_BITS 0x0 |
#define | SIX_BITS 0x1 |
#define | SEVEN_BITS 0x2 |
#define | EIGHT_BITS 0x3 |
#define | BAUD_RATE_9600 28 |
#define | BAUD_RATE_19200 14 |
Typedefs |
typedef _SP_READ_REGISTERS | SP_READ_REGISTERS |
typedef _SP_READ_REGISTERS * | PSP_READ_REGISTERS |
typedef _SP_WRITE_REGISTERS | SP_WRITE_REGISTERS |
typedef _SP_WRITE_REGISTERS * | PSP_WRITE_REGISTERS |
typedef _SP_INTERRUPT_ENABLE | SP_INTERRUPT_ENABLE |
typedef _SP_INTERRUPT_ENABLE * | PSP_INTERRUPT_ENABLE |
typedef _SP_INTERRUPT_ID | SP_INTERRUPT_ID |
typedef _SP_INTERRUPT_ID * | PSP_INTERRUPT_ID |
typedef _SP_FIFO_CONTROL | SP_FIFO_CONTROL |
typedef _SP_FIFO_CONTROL * | PSP_FIFO_CONTROL |
typedef _SP_LINE_CONTROL | SP_LINE_CONTROL |
typedef _SP_LINE_CONTROL * | PSP_LINE_CONTROL |
typedef _SP_MODEM_CONTROL | SP_MODEM_CONTROL |
typedef _SP_MODEM_CONTROL * | PSP_MODEM_CONTROL |
typedef _SP_LINE_STATUS | SP_LINE_STATUS |
typedef _SP_LINE_STATUS * | PSP_LINE_STATUS |
typedef _SP_MODEM_STATUS | SP_MODEM_STATUS |
typedef _SP_MODEM_STATUS * | PSP_MODEM_STATUS |
Variables |
PVOID | HalpEisaControlBase |